1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
|
/* Copyright (c) 2024 Freya Murphy */
#ifndef __MIPS32R2_H__
#define __MIPS32R2_H__
#include <mlimits.h>
#include <stdint.h>
#include <mips.h>
// TODO:
// balc
/* mips instructions */
enum mips32r2_instruction_type {
MIPS32R2_INS_ADD,
MIPS32R2_INS_ADDI,
MIPS32R2_INS_ADDIU,
MIPS32R2_INS_ADDU,
MIPS32R2_INS_AND,
MIPS32R2_INS_ANDI,
MIPS32R2_INS_BC1F,
MIPS32R2_INS_BC1FL,
MIPS32R2_INS_BC1T,
MIPS32R2_INS_BC1TL,
MIPS32R2_INS_BC2F,
MIPS32R2_INS_BC2FL,
MIPS32R2_INS_BC2T,
MIPS32R2_INS_BC2TL,
MIPS32R2_INS_BEQ,
MIPS32R2_INS_BEQL,
MIPS32R2_INS_BGEZ,
MIPS32R2_INS_BGEZAL,
MIPS32R2_INS_BGEZALL,
MIPS32R2_INS_BGEZL,
MIPS32R2_INS_BGTZ,
MIPS32R2_INS_BGTZL,
MIPS32R2_INS_BLEZ,
MIPS32R2_INS_BLEZL,
MIPS32R2_INS_BLTZ,
MIPS32R2_INS_BLTZAL,
MIPS32R2_INS_BLTZALL,
MIPS32R2_INS_BLTZL,
MIPS32R2_INS_BNE,
MIPS32R2_INS_BNEL,
MIPS32R2_INS_BREAK,
MIPS32R2_INS_CACHE,
MIPS32R2_INS_CFC1,
MIPS32R2_INS_CFC2,
MIPS32R2_INS_CLO,
MIPS32R2_INS_CLZ,
MIPS32R2_INS_COP2,
MIPS32R2_INS_CTC1,
MIPS32R2_INS_CTC2,
MIPS32R2_INS_DERET,
MIPS32R2_INS_DI,
MIPS32R2_INS_DIV,
MIPS32R2_INS_DIVU,
MIPS32R2_INS_EI,
MIPS32R2_INS_ERET,
MIPS32R2_INS_EXT,
MIPS32R2_INS_INS,
MIPS32R2_INS_J,
MIPS32R2_INS_JAL,
MIPS32R2_INS_JALR,
MIPS32R2_INS_JR,
MIPS32R2_INS_LB,
MIPS32R2_INS_LBU,
MIPS32R2_INS_LDC1,
MIPS32R2_INS_LDC2,
MIPS32R2_INS_LDXC1,
MIPS32R2_INS_LH,
MIPS32R2_INS_LHU,
MIPS32R2_INS_LL,
MIPS32R2_INS_LUI,
MIPS32R2_INS_LUXC1,
MIPS32R2_INS_LW,
MIPS32R2_INS_LWC1,
MIPS32R2_INS_LWC2,
MIPS32R2_INS_LWL,
MIPS32R2_INS_LWR,
MIPS32R2_INS_LWXC1,
MIPS32R2_INS_MADD,
MIPS32R2_INS_MADDU,
MIPS32R2_INS_MFC0,
MIPS32R2_INS_MFC1,
MIPS32R2_INS_MFC2,
MIPS32R2_INS_MFHC1,
MIPS32R2_INS_MFHC2,
MIPS32R2_INS_MFHI,
MIPS32R2_INS_MFLO,
MIPS32R2_INS_MOVF,
MIPS32R2_INS_MOVN,
MIPS32R2_INS_MOVT,
MIPS32R2_INS_MOVZ,
MIPS32R2_INS_MSUB,
MIPS32R2_INS_MSUBU,
MIPS32R2_INS_MTC0,
MIPS32R2_INS_MTC1,
MIPS32R2_INS_MTC2,
MIPS32R2_INS_MTHC1,
MIPS32R2_INS_MTHC2,
MIPS32R2_INS_MTHI,
MIPS32R2_INS_MTLO,
MIPS32R2_INS_MUL,
MIPS32R2_INS_MULT,
MIPS32R2_INS_MULTU,
MIPS32R2_INS_NOR,
MIPS32R2_INS_OR,
MIPS32R2_INS_ORI,
MIPS32R2_INS_PREF,
MIPS32R2_INS_PREFX,
MIPS32R2_INS_RDHWR,
MIPS32R2_INS_RDPGPR,
MIPS32R2_INS_ROTR,
MIPS32R2_INS_ROTRV,
MIPS32R2_INS_SB,
MIPS32R2_INS_SC,
MIPS32R2_INS_SDBBP,
MIPS32R2_INS_SDC1,
MIPS32R2_INS_SDC2,
MIPS32R2_INS_SDXC1,
MIPS32R2_INS_SEB,
MIPS32R2_INS_SEH,
MIPS32R2_INS_SH,
MIPS32R2_INS_SLL,
MIPS32R2_INS_SLLV,
MIPS32R2_INS_SLT,
MIPS32R2_INS_SLTI,
MIPS32R2_INS_SLTIU,
MIPS32R2_INS_SLTU,
MIPS32R2_INS_SRA,
MIPS32R2_INS_SRAV,
MIPS32R2_INS_SRL,
MIPS32R2_INS_SRLV,
MIPS32R2_INS_SUB,
MIPS32R2_INS_SUBU,
MIPS32R2_INS_SUXC1,
MIPS32R2_INS_SW,
MIPS32R2_INS_SWC1,
MIPS32R2_INS_SWC2,
MIPS32R2_INS_SWL,
MIPS32R2_INS_SWR,
MIPS32R2_INS_SWXC1,
MIPS32R2_INS_SYNC,
MIPS32R2_INS_SYNCI,
MIPS32R2_INS_SYSCALL,
MIPS32R2_INS_TEQ,
MIPS32R2_INS_TEQI,
MIPS32R2_INS_TGE,
MIPS32R2_INS_TGEI,
MIPS32R2_INS_TGEIU,
MIPS32R2_INS_TGEU,
MIPS32R2_INS_TLBP,
MIPS32R2_INS_TLBR,
MIPS32R2_INS_TLBWI,
MIPS32R2_INS_TLBWR,
MIPS32R2_INS_TLT,
MIPS32R2_INS_TLTI,
MIPS32R2_INS_TLTIU,
MIPS32R2_INS_TLTU,
MIPS32R2_INS_TNE,
MIPS32R2_INS_TNEI,
MIPS32R2_INS_WAIT,
MIPS32R2_INS_WRPGPR,
MIPS32R2_INS_WSBH,
MIPS32R2_INS_XOR,
MIPS32R2_INS_XORI,
__MIPS32R2_INS_NULL,
};
// op code groups
#define MIPS32R2_OP_SPECIAL 0b000000
#define MIPS32R2_OP_SPECIAL2 0b011100
#define MIPS32R2_OP_SPECIAL3 0b011111
#define MIPS32R2_OP_REGIMM 0b000001
#define MIPS32R2_OP_COP0 0b010000
#define MIPS32R2_OP_COP1 0b010001
#define MIPS32R2_OP_COP2 0b010010
#define MIPS32R2_OP_COP1X 0b010011
// op codes
#define MIPS32R2_OP_ADDI 0b001000
#define MIPS32R2_OP_ADDIU 0b001001
#define MIPS32R2_OP_ANDI 0b001100
#define MIPS32R2_OP_BC 0b110010
#define MIPS32R2_OP_BEQ 0b000100
#define MIPS32R2_OP_BEQL 0b010100
#define MIPS32R2_OP_BGTZ 0b000111
#define MIPS32R2_OP_BGTZL 0b010111
#define MIPS32R2_OP_BLEZ 0b000110
#define MIPS32R2_OP_BLEZL 0b010110
#define MIPS32R2_OP_BNE 0b000101
#define MIPS32R2_OP_BNEL 0b010101
#define MIPS32R2_OP_CACHE 0b101111
#define MIPS32R2_OP_J 0b000010
#define MIPS32R2_OP_JAL 0b000011
#define MIPS32R2_OP_JALX 0b011101
#define MIPS32R2_OP_LB 0b100000
#define MIPS32R2_OP_LBU 0b100100
#define MIPS32R2_OP_LDC1 0b110101
#define MIPS32R2_OP_LDC2 0b110110
#define MIPS32R2_OP_LH 0b100001
#define MIPS32R2_OP_LHU 0b100101
#define MIPS32R2_OP_LL 0b110000
#define MIPS32R2_OP_LUI 0b001111
#define MIPS32R2_OP_LW 0b100011
#define MIPS32R2_OP_LWC1 0b110001
#define MIPS32R2_OP_LWC2 0b110010
#define MIPS32R2_OP_LWL 0b100010
#define MIPS32R2_OP_LWR 0b100110
#define MIPS32R2_OP_ORI 0b001101
#define MIPS32R2_OP_PREF 0b110011
#define MIPS32R2_OP_SB 0b101000
#define MIPS32R2_OP_SC 0b111000
#define MIPS32R2_OP_SDC1 0b111101
#define MIPS32R2_OP_SDC2 0b111110
#define MIPS32R2_OP_SH 0b101001
#define MIPS32R2_OP_SLTI 0b001010
#define MIPS32R2_OP_SLTIU 0b001011
#define MIPS32R2_OP_SW 0b101011
#define MIPS32R2_OP_SWC1 0b111001
#define MIPS32R2_OP_SWC2 0b111010
#define MIPS32R2_OP_SWL 0b101010
#define MIPS32R2_OP_SWR 0b101110
#define MIPS32R2_OP_XORI 0b001110
// op special
#define MIPS32R2_FUNCT_ADD 0b100000
#define MIPS32R2_FUNCT_ADDU 0b100001
#define MIPS32R2_FUNCT_AND 0b100100
#define MIPS32R2_FUNCT_BREAK 0b001101
#define MIPS32R2_FUNCT_DIV 0b000011
#define MIPS32R2_FUNCT_DIVU 0b011011
#define MIPS32R2_FUNCT_JALR 0b001001
#define MIPS32R2_FUNCT_JR 0b001000
#define MIPS32R2_FUNCT_MFHI 0b010000
#define MIPS32R2_FUNCT_MFLO 0b010010
#define MIPS32R2_FUNCT_MOVCL 0b000001
#define MIPS32R2_FUNCT_MOVN 0b001011
#define MIPS32R2_FUNCT_MOVZ 0b001010
#define MIPS32R2_FUNCT_MTHI 0b010001
#define MIPS32R2_FUNCT_MTLO 0b010011
#define MIPS32R2_FUNCT_MULT 0b011000
#define MIPS32R2_FUNCT_MULTU 0b011001
#define MIPS32R2_FUNCT_NOR 0b100111
#define MIPS32R2_FUNCT_OR 0b100101
#define MIPS32R2_FUNCT_SLL 0b000000
#define MIPS32R2_FUNCT_SLLV 0b000100
#define MIPS32R2_FUNCT_SLT 0b101010
#define MIPS32R2_FUNCT_SLTU 0b101011
#define MIPS32R2_FUNCT_SRA 0b000011
#define MIPS32R2_FUNCT_SRAV 0b000111
#define MIPS32R2_FUNCT_SRL 0b000010
#define MIPS32R2_FUNCT_SRLV 0b000110
#define MIPS32R2_FUNCT_SUB 0b100010
#define MIPS32R2_FUNCT_SUBU 0b100011
#define MIPS32R2_FUNCT_SYNC 0b001111
#define MIPS32R2_FUNCT_SYSCALL 0b001100
#define MIPS32R2_FUNCT_TEQ 0b110100
#define MIPS32R2_FUNCT_TGE 0b110000
#define MIPS32R2_FUNCT_TGEU 0b110001
#define MIPS32R2_FUNCT_TLT 0b110010
#define MIPS32R2_FUNCT_TLTU 0b110011
#define MIPS32R2_FUNCT_TNE 0b110110
#define MIPS32R2_FUNCT_XOR 0b100110
// op special2
#define MIPS32R2_FUNCT_CLO 0b100001
#define MIPS32R2_FUNCT_CLZ 0b100000
#define MIPS32R2_FUNCT_MADD 0b000000
#define MIPS32R2_FUNCT_MADDU 0b000001
#define MIPS32R2_FUNCT_MSUB 0b000100
#define MIPS32R2_FUNCT_MSUBU 0b000101
#define MIPS32R2_FUNCT_MUL 0b000010
#define MIPS32R2_FUNCT_SDBBP 0b111111
// op special 3
#define MIPS32R2_FUNCT_EXT 0b000000
#define MIPS32R2_FUNCT_INS 0b000100
#define MIPS32R2_FUNCT_RDHWR 0b111011
#define MIPS32R2_FUNCT_BSHFL 0b100000
// op bshfl
#define MIPS32R2_FUNCT_SEB 0b10000
#define MIPS32R2_FUNCT_SEH 0b11000
#define MIPS32R2_FUNCT_WSBH 0b00010
// op regimm
#define MIPS32R2_FUNCT_BGEZ 0b00001
#define MIPS32R2_FUNCT_BGEZAL 0b10001
#define MIPS32R2_FUNCT_BGEZALL 0b10011
#define MIPS32R2_FUNCT_BGEZL 0b00011
#define MIPS32R2_FUNCT_BLTZ 0b00000
#define MIPS32R2_FUNCT_BLTZAL 0b10000
#define MIPS32R2_FUNCT_BLTZALL 0b10010
#define MIPS32R2_FUNCT_BLTZL 0b00010
#define MIPS32R2_FUNCT_SYNCI 0b11111
#define MIPS32R2_FUNCT_TEQI 0b01100
#define MIPS32R2_FUNCT_TGEI 0b01000
#define MIPS32R2_FUNCT_TGEIU 0b01001
#define MIPS32R2_FUNCT_TLTI 0b01010
#define MIPS32R2_FUNCT_TLTIU 0b01011
#define MIPS32R2_FUNCT_TNEI 0b01110
// op cop cfunct
#define MIPS32R2_FUNCT_BC 0b01000
#define MIPS32R2_FUNCT_CF 0b00010
#define MIPS32R2_FUNCT_CT 0b00110
#define MIPS32R2_FUNCT_MF 0b00000
#define MIPS32R2_FUNCT_MFH 0b00011
#define MIPS32R2_FUNCT_MT 0b00100
#define MIPS32R2_FUNCT_MTH 0b00111
#define MIPS32R2_FUNCT_MFMC0 0b01011
#define MIPS32R2_FUNCT_RDPGPR 0b01010
#define MIPS32R2_FUNCT_WRPGPR 0b01110
// op cop funct
#define MIPS32R2_FUNCT_DERET 0b011111
#define MIPS32R2_FUNCT_ERET 0b011000
#define MIPS32R2_FUNCT_TLBP 0b001000
#define MIPS32R2_FUNCT_TLBR 0b000001
#define MIPS32R2_FUNCT_TLBWI 0b000010
#define MIPS32R2_FUNCT_TLBWR 0b000110
// op cop1x
#define MIPS32R2_FUNCT_LDXC1 0b000001
#define MIPS32R2_FUNCT_LUXC1 0b000101
#define MIPS32R2_FUNCT_LWXC1 0b000000
#define MIPS32R2_FUNCT_PREFX 0b001111
#define MIPS32R2_FUNCT_SDXC1 0b001001
#define MIPS32R2_FUNCT_SUXC1 0b001101
#define MIPS32R2_FUNCT_SWXC1 0b001000
#define MIPS32R2_FUNCT_WAIT 0b100000
#define __MIPS32R2_INS_LEN (__MIPS32R2_INS_NULL)
#define __MIPS32R2_PSEUDO_LEN (38)
#define __MIPS32R2_GRAMMER_LEN (__MIPS32R2_INS_LEN + __MIPS32R2_PSEUDO_LEN)
extern struct mips32_grammer mips32r2_grammers[__MIPS32R2_GRAMMER_LEN];
extern union mips32_instruction mips32r2_instructions[__MIPS32R2_INS_LEN];
#endif /* __MIPS32R2_H__ */
|
